Hi,

The Ultrasparc IV has 2 Ultrasparc III pipeline cores capable of
executing instructions from a separate thread on each core.

Does this mean in one clock cycle, instructions from 2 threads can
execute on the Ultrasparc IV processor?

Does the Ultrasparc IV also maintain architectural states for each
thread?

Thank You,

Tri